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Abstract— This paper describes the implementation and
evaluation of an algorithm that maps a number of commu-
nicating processes to a heterogeneous tiled System on Chip
(SoC) architecture at run-time. The mapping algorithm
minimizes the total amount of energy consumption, while
still providing an adequate Quality of Service (QoS). The
properties of the algorithm are described and evaluated and
a realistic mapping example is given.
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I. INTRODUCTION
The architecture of a portable multimedia system has
to meet many conflicting requirements. For example, it
should be energy-efficient, due to the scarce energy re-
sources and it should be flexible. It should be flexible so
that it
a) can employ a lot of different standards,
b) can be adapted quickly to implement a new standard,
c) can run different sets of tasks concurrently and
d) can adapt to the dynamically changing environment.
The designer can choose from a wide spectrum of archi-
tectures to implement such a system. This can vary from
energy-efficient, high-performance but static and inflexi-
ble ASICs to flexible and easy programmable but energy
hungry general purpose processors. The optimal choice
depends on the application/algorithms and several other
aspects, including the available energy budget, the time to
market and the production volume.
However, no specific architecture will meet all these re-
quirements perfectly. A heterogeneous System on Chip
(SoC) with different kind of (reconfigurable) processing
tiles interconnected by a Network on Chip (NoC) as de-
picted in the lower part of Figure 1 provides a nice so-
lution for this dilemma. Examples of different types of
processing tiles are:
• General Purpose Processor (GPP), e.g. ARM,
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Fig. 1. SoC Template and the Mapping of a Process Graph
• Digital Signal Processor (DSP)
• Application Specific Integrated Circuit (ASIC),
• Domain Specific Reconfigurable Hardware (DSRH)
e.g. Montium [5]
• Field Programmable Gate Array (FPGA), e.g. em-
bedded FPGA’s
The best of both worlds (energy-efficient and flexible)
can be combined in such a heterogeneous architecture.
For example, small computational intensive algorithms of
an application can be mapped to an ASIC or a coarse re-
configurable tile avoiding a power hungry tile such as a
general purpose processor. On the other hand, control in-
tensive but computational not so intensive parts of the ap-
plication can be mapped better to a general purpose pro-
cessor. In this way, the architecture can match the appli-
cation instead of the other way around, as usual.
Such a heterogeneous tiled architecture has also many
other advantages. To name a few: a) tiles of the same type
can be duplicated when the number of transistors grow
in the next technology round, b) replication of tiles eases
the verification process, c) tiles do not grow in complexity
with a new technology, d) relative small tiles makes it pos-
sible to optimize them extensively, e) computational per-
formance scales about linearly with the number of tiles, f)
unused tiles can be switched off to reduce the energy con-
sumption of the chip, g) locality of reference is exploited,
h) it is possible to have individual clock domains per tile
and for reconfigurable tiles it is possible to do partial dy-
namic reconfiguration on a per tile basis.
However, the use of such a heterogeneous tiled SoC
architecture changes the standard development flow (e.g.
code a program in C and compile or code functionality in
VHDL and synthesize). The designer has to partition the
application into a graph with communicating functional
processes (see top of Figure 1). In a process graph, a ver-
tex represents a functional process and an directed edge
represents communication between functional processes.
For each functional process one or more realization(s) for
one or more different types of processing tiles have to be
made. Designing more, functional equivalent, realizations
of the same process for different types of tiles makes it
possible to run an application even when the optimal tiles
are not available. Often, the partitioning of an application
into a process graph arises naturally from the application;
an example of a functional process is an FFT. Quite of-
ten, the designer knows which kind of realizations might
make sense. For example, bit level processes such as tur-
bo/convolutional encoding or random number generation
match very well to a FPGA or an ASIC. Computational
intensive word based algorithms such as an FFT can be
mapped to an ASIC, DSP or coarse reconfigurable archi-
tecture while algorithms with a lot of control construct,
such as if() .. then .. else .., while () loops, can be
mapped best to a general purpose processor. The designer
plays an important role in this process and we assume that
the partitioning and the choice of possible realizations are
still made manually by the designer.
The mapping of these realizations to the heterogeneous
tiled SoC architecture can best be done automatically at
run-time. At design time it is not known which appli-
cations run simultaneously and how the external environ-
ment (with regard to available services, end-user behavior,
wireless link quality) behaves. Therefore, this mapping
decision has to be made at run-time. This article describes
an implementation and evaluation of such a run-time map-
ping algorithm.
Section II describes related work. Section III gives an
introduction of the MinWeight algorithm that finds an op-
timal mapping solution of the available process realiza-
tions to the tiled SoC architecture. Section IV describes
the implementation of this algorithm and analyzes the
(strong and weak) properties of the MinWeight algorithm.
Furthermore, some adaptations are proposed to get a map-
ping which fulfills some additional constraints. Section V
presents a model of the mapping problem again to give an
optimal solution under additional constraints. Section VI
gives an example of the mapping of the digital baseband
part of a radio receiver. First we describe shortly the ap-
plication followed by the results of the MinWeight algo-
rithm. Section VII concludes the article.
II. RELATED WORK
In the area of scheduling and optimization theory (oper-
ations research) a lot of literature exists on models which
have some similarities with the considered problem (see
e.g. [8], [3]). However, our application has some proper-
ties, which do not allow us to use the existing approaches
without modification. Compared to traditional scheduling
for parallel systems we have the following differences:
• use of a heterogeneous architecture instead of a ho-
mogeneous architecture.
• the most important optimization parameter is mini-
mization of the energy consumption instead of per-
formance. The goal of most scheduling methods is
to optimize the performance. In our method, the re-
quired performance is only one of the constraints,
which has to be satisfied.
• the communication is an important parameter to be
included in the total optimization because the com-
munication consumes a substantial part of the total
energy budget. In normal multiprocessor systems,
the main focus is on the computation costs.
Another important difference with regard to optimization
in literature is that we need to have a light-weight algo-
rithm. It may be better to have to reasonable good solu-
tion computed with little effort than to have an optimal
solution that requires a lot of effort for its computation.
Therefore, on beforehand a lot of existing optimization
algorithms are not acceptable for us.
Hu and Marculescu [7] address energy-aware commu-
nication and task scheduling for NoC architectures under
real-time constraints. Their scheduling method is based
on the statistical analysis of the different processes. How-
ever, for simple process graphs with vertices of low degree
(as is often the case for typical process graphs) we are able
to compute an optimal solution with the MinWeight algo-
rithm, while the Hu approach gives a sub optimal solution.
One of the problems that we foresee with the Hu approach
is that it is difficult to add additional constraints, such as a
limited capacity of processors. Hu assumes an infinite ca-
pacity of the processors, which is not realistic in practice.
III. MINWEIGHT ALGORITHM
This section describes the MinWeight algorithm that
determines the weight of a minimum processor assign-
ment for any weighted process graph Gw and a set of pro-
cessors P . Its running time is exponential. However, in
practice it can compute solutions quite fast, as long as the
input graphs have only a small number of vertices with
a high degree (greater than two). A proof of the correct-
ness of the algorithm, the complexity of the algorithm and
further explanation can be found in [2].
A. Preliminaries
For the modeling of the optimization problem men-
tioned in the Introduction we consider simple graphs, de-
noted by G = (VG, EG), where VG is a finite nonempty
set of vertices and EG is a set of unordered pairs of ver-
tices, called edges.
For a vertex u ∈ VG we denote its neighborhood, i.e.
the set of adjacent vertices, by N(u) = {v | (u, v) ∈ EG}.
The degree deg(u) of a vertex u is the number of edges
incident with it.
If e = (u, v) ∈ EG, the contraction G/e of G is the
simple graph obtained from G by replacing u and v and
the edges incident with u and v by one new vertex uv and
edges joining uv with the vertices adjacent to u or v in G.
Now let G = (VG, EG) be a simple graph with vertex
set VG and edge set EG. The vertices of G represent the
tasks that have to be performed on a set P of processors.
An edge e = (u, v) exists if and only if there is commu-
nication between the processes of task u and task v.
Let the vertex weight wup ≥ 0 represent the costs of
processing task u on processor p ∈ P . This way a weight
vector wu of size |P | is defined for u ∈ VG. If in prac-
tice u cannot be performed on processor p, this can be
expressed by setting wup = ∞ (or a bounded, sufficiently
large number M ).
For e = (u, v) ∈ EG let the edge weight wepq ≥ 0 rep-
resent the communication costs between the processes of
task u and v, if u is performed on processor p ∈ P and
v is performed on processor q ∈ P . This way a matrix
W e of size |P | × |P | is defined for e ∈ EG. If in practice
two tasks u and v cannot be performed on the same pro-
cessor p simultaneously, we can model this by adding an
edge e = (u, v) and setting w(u,v)pp = M , where M is a
sufficiently large number.
The graph G together with the weight vectors wu, and
weight matrices W e is called a weighted process graph,
and denoted by Gw.
We call a mapping f : VG → P a processor assignment
of G. Let FG denote the set of all processor assignments
of G. We define the weight of a processor assignment
f ∈ FG for a weighted process graph Gw as
w(f) =
∑
v∈VG
wvf(v) +
∑
(u,v)∈EG
w
(u,v)
f(u)f(v).
A minimum weight processor assignment f∗ is a processor
assignment that has minimum weight, i.e., with w(f∗) =
min{w(f) | f ∈ FG}.
The MINIMUM WEIGHT PROCESSOR ASSIGNMENT
problem (MWPA) is the problem of finding a minimum
weight processor assignment for a given weighted process
graph Gw and a set P of processors.
If any minimum weight processor assignment f will
map task u on processor q, we say that u is fixed on q.
If wup = 0 for all processors p ∈ P , we will say that u is
free.
B. MinWeight Algorithm
Figure 2 shows the MinWeight algorithm. In each it-
eration of the loop over the steps (2) to (6), one vertex is
removed from the graph and the weight of the vertex and
the accompanying edge(s) are added to another vertex of
edge of the graph. Depending on the degree of the ver-
tex, a different action is performed. Step (3), (4) and (5)
take care of a vertex with degree 1, 2 and 3 or higher re-
spectively. As an example, we give a short explanation of
the action performed in step (3) for a vertex v of degree
1. First, the neighbor vertex u of vertex v is identified.
There is at most one neighbor, because vertex v has de-
gree 1. Next, for we pick a processor p for vertex u and
perform the following evaluation: For which processor q
for vertex v do we get a minimum for the cost for the
processing of v on q and the costs for the communication
between p and q. This minimum weight is added to the
weight of processing u on processor p. This is done for
all possible processors for vertex u. After evaluation of
all these possibilities, vertex v is removed from the graph.
IV. EVALUATION
This section describes the implementation of the Min-
Weight algorithm of Section III, the properties of the al-
gorithm and a description of a slightly adapted version of
the algorithm to cope with one of the limitations of the
MinWeight algorithm.
A. Implementation
The MinWeight algorithm is implemented in C++ using
the Boost Graph Library [1] (BGL). The BGL is a library
that is specially developed for the representation and ma-
nipulation of graphs. In the current implementation, it is
Algorithm MINWEIGHT
(1) FOR (u, v) /∈ EG and p, q ∈ P DO w(u,v)pq := 0.
(2) Choose a vertex v ∈ VG.
(3) IF deg(v) = 1,
THEN let VG := VG\v, and EG := EG\(u, v) for u ∈ N(v).
FOR u ∈ N(v) and p ∈ P DO
wup := w
u
p + min
q∈P
{wvq + w
(u,v)
pq }.
(4) IF deg(v) = 2,
THEN let VG := VG\v and EG := (EG ∪ {(x, z)})\{(x, v), (v, z)} for x, z ∈ N(v).
FOR x, z ∈ N(v) and p, q ∈ P DO
w(x,z)pq := w
(x,z)
pq + min
r∈P
{wvr + w
(x,v)
pr + w
(v,z)
rq }.
(5) IF deg(v) ≥ 3,
THEN choose a vertex u ∈ N(v). Let G := G/(u, v).
Set P := P × P .
FOR (p, q) ∈ P DO wuv(p,q) := wup + w
(u,v)
pq + wvq .
FOR x ∈ VG and (p, q) ∈ P DO wx(p,q) := wxp .
FOR e = (uv, x) with x ∈ N(uv) and (p, q), (r, s) ∈ P DO w(uv,x)(p,q)(r,s) := w
(u,x)
pr +w
(v,x)
qr .
FOR e ∈ EG not incident with uv and (p, q), (r, s) ∈ P DO we(p,q)(r,s) := wepr.
(6) IF |VG| ≥ 2, THEN GOTO (2).
(7) Output w∗ := min{wup | p ∈ P, u ∈ VG}. STOP.
Fig. 2. The MinWeight Algorithm
possible to read a process graph from a file, to run the
MinWeight algorithm and to output the results in a nicely
formatted file.
In the implementation, the weight W for an edge is
composed from two different elements because the weight
depends on two quite different properties. First, the costs
of communication between two different processors on
the SoC. This is an architectural property of the SoC,
which should be supplied by a SoC model. Second, the
amount of communication, which is a functional property
of the application that is specified in the process graph.
B. Properties of the MinWeight Algorithm
In this part we describe and discuss the most relevant
strong and weak points of the MinWeight algorithm with
respect to our specific mapping problem.
Firstly, the MinWeight algorithm computes the optimal
solution to the mapping problem instead of an approxima-
tion. This is a strong advantage of the algorithm.
Secondly, due to the dynamic programming like ap-
proach for vertices with low degrees, the complexity is
low. The exact complexity depends on the degree of the
vertices in the graphs, for more information see [2]. E.g.
for the mapping of 10 processes to 16 possible processors,
1610 ≈ 1012 solutions are possible, but the algorithm fin-
ishes within a few milliseconds. When the degree of the
vertices increases, the computation time of the algorithm
increases exponentially. However, the process graphs are
relatively small (between 5 and 20 vertices) in our tar-
geted application domain and in practice a process graph
does not have a lot of vertices with degree ≥ 3. There-
fore, we do not expect that the computation time will be a
problem in practice.
Unfortunately, the algorithm does not take into account
possible constraints. E.g. the capacity of processors and
communication links are assumed to be infinite, which is
not realistic. Also other constraints, e.g. restrictions on
the delay in communication cannot be not taken into ac-
count by the MinWeight algorithm, which may be nec-
essary to guarantee hard real-time behavior and Quality
of Service (QoS). This is a serious limitation of the Min-
Weight algorithm.
C. Adding the Processor Capacity Constraint
The MinWeight algorithm can not handle additional
constraints very well, e.g. the constraint that a proces-
sor has a limited capacity and therefore only a limited fix
number of processes can run on a processor. Or even more
advanced, it has to determine the number of processes that
can run on a specific processor depending on the load of
the processor in combination with the weight of the pro-
cesses. To cope with the limited capacity of a processor,
we adapted the MinWeight algorithm so that it satisfies
the constraint that at most one process is mapped to each
processor. A similar approach can be used for other con-
straints, e.g. at most two processes may be mapped to one
processor. It is implemented in such a way that before
computing the weight of a particular solution two condi-
tions are checked. First, it checks whether the processors
involved in the mapping solution are not already occupied
in an earlier mapping step for another vertex of a proces-
sor graph. Second, it checks whether the processors in-
volved in the mapping solution are all unique. Only if
both conditions are satisfied, the solution is feasible.
The problem with adding these kind of constraints is
that they introduces dependencies between the different
assignment steps. Suppose we have two processes 1 and 2
and two processors A and B. Process 1 can be mapped to
processor A and B and process 2 can only be mapped to
processor B. Furthermore, processor B can execute only
one process. If process 1 is mapped to process B, pro-
cess 2 can not be assigned to processor B and therefore
the mapping problem can not be solved in this way. In
this example, the algorithm can even not find a solution.
However, if a solution is found it is likely to be not an op-
timal one, because processes are competing for resources
with limited capacity. One way to come up with an opti-
mal solution is to iterate all the possible mappings. This
solution is discussed in Section V. However, for practical
use this is too time consuming and not possible at run-
time. However, it is useful to know how far the adapted
MinWeight solution deviates from the optimum.
D. Improvement of the Adapted MinWeight Algorithm
The adapted MinWeight problem suffers from two
problems:
1) The algorithm does not find a mapping.
Different processes can compete for the same re-
sources and it may happen that all the resources for
a specific process are already occupied due to map-
ping decisions in the past. In this case, it is not pos-
sible for the algorithm to find a solution.
2) The algorithm finds a mapping that is far from opti-
mal.
This is a result of the dependencies mentioned al-
ready.
The first problem is the most severe one. To reduce the
chance of getting no feasible solution we may improve
the MinWeight algorithm from Section IV-C by reorder-
ing the vertices that are chosen in step 2), see Figure 2. If a
vertex only needs scarce resources, the probability is high
that these resources are already taken by other processes
when this vertex is mapped as one of the latest. Therefore,
it is obvious that it is better to start with the mapping of
vertices that needs only scarce resources to avoid resource
bottlenecks instead of ending up with the result that the al-
gorithm is not able to map the process graph to the SoC
architecture.
When it is clear that there are no (longer) resource prob-
lems, it is better to start with mapping processes that have
a high weight, because the quality of a solution is worse
when a process with high processing costs is mapped in-
efficient, as when a process with low processing costs is
mapped inefficient. Therefore, we propose an ordering of
the vertices that is based on 1) the scarcity of the resources
and 2) the weight of the processes.
However, it is not so simple to estimate when the re-
source scarcity is not longer a threat. It is important to
detect as soon as possible that a reordering based on the
weight of the processes is possible because this improves
the optimality of the final solution. Currently, we are in-
vestigating which simple metric we may use to decide
how to order the processes to obtain a possible near op-
timal mapping.
For the NoC in general we do not expect resource prob-
lems. Most tiled SoC architectures use a mesh structure
for the NoC. That means that there are several different
routes possible between two processing tiles with an equal
length.
V. QUADRATIC PROGRAMMING SOLUTION
The assignment problem with the constraint that a pro-
cessor may execute at most one process can be modeled as
a quadratic assignment problem ([8], Section 12.9). This
allows us to compute the optimal solution with the pro-
cessor capacity constraint instead of a lower bound given
by the MinWeight algorithm. We formulate our problem
in a quadratic assignment problem as follows:
Input:
• a set P of p processors, P = {1, . . . , p}.
• a weighted process graph Gw = (VG, EG) with a
weight vector wup for all u ∈ VG and a weight matrix
W e for all e ∈ EG as defined in Section III-A.
Decision variable:
let variable xu,p =

1,
if process u ∈ VG
is mapped on processor p ∈ P
0, otherwise
Constraints:∑
p∈P
xu,p = 1, u ∈ VG(each process on exact 1 processor)
∑
u∈VG
xu,p ≤ 1, p ∈ P (maximal 1 process per processor)
xu,p ∈ {0, 1}, u ∈ VG, p ∈ P
Objective function:
min
(( ∑
u∈VG
∑
p∈P
wup · xu,p
)
+
( ∑
(u,v)∈EG
∑
j∈P
∑
k∈P
xu,j · xv,k · w
(u,v)
jk
))
A. Pseudo code of Quadratic Problem Assignment Model
Existing algorithms (see [8]) can solve the quadratic as-
signment problem in a smart way, but for small instances
also a simple brute force enumeration of all possible as-
signments is possible. In the following we give a pseudo
code of such an algorithm to solve the Quadratic Problem
Assignment problem in a brute force way. Two vectors
are used:
• a vector assign with length n (number of pro-
cesses), which denotes which process is assigned
to which processor. For example, assign = [2,4,9]
means that process 1 is assigned to processor 2, pro-
cess 2 is assigned to processor 4 and process 3 is as-
signed to processor 9.
• a vector busy with length m (number of proces-
sors), which denotes whether a processor is already
occupied with a process or not. For example, busy
= [0,1,0] means that processor 1 is free and available
for usage, processor 2 is busy with a process and pro-
cessor 3 is free and available for usage.
Both vectors start at index 1 and are initialized with zeros.
Furthermore, we assume the availability of two functions
nextfreeprocessor, which return the next available
processor or -1 when there is no next processor available
and a function evaluate, which returns the costs of the
current mapping. Figure 3 shows the pseudo code of the
algorithm.
VI. EXAMPLE
Digitale Radio Mondiale (DRM) [4] is a standard for
digital radio below the 30 Mhz. A concise explanation
of the DRM standard can be found in [6]. This section
describes the mapping of a part of a DRM receiver to a
i = 1;
while (i > 0) {
int np = nextfreeprocessor(..);
if (np == -1) {
busy [assign[i]] = 0;
assign[i] = 0;
i--;
}
else {
busy[assign[i]] = 0;
assign[i] = np;
busy[np] = 1;
if (i == n) { // leaf
int costs = evaluate(..);
if (costs < currentmin) {
currentmin = costs;
save solution
}
}
else { // no leaf
i++;
}
}
}
Fig. 3. Pseudo Code for Quadratic Assignment Algorithm
heterogeneous tiled SoC architecture with 16 processing
tiles. We use the template depicted in Figure 1. We num-
ber the tiles as follows: The left top tile is tile number 0,
the direct right neighbor is tile number 1, the right bottom
tile is tile number 15.
Figure 4 shows the processes of the digital baseband
part of our DRM receiver. Table I shows the processes that
we would like to map on the SoC (for a functional descrip-
tion of the processes see [6]). These processes concern the
data flow of the DRM application; we do not consider the
processes 9,10,11 in the ”Global control & estimation”
part of Figure 4. To test our algorithms, it is not crucial
to have very accurate estimations of the weights. There-
fore, we make a few assumptions to test our algorithms so
that we do not have to realize the system to get the exact
numbers:
• the number of multiplications per second is used as
an indication for the costs of a process. Table I shows
of the costs of the process in terms of multiplications
per second for reception of Mode B, and the available
implementations for the different type of processors.
• the ratio between processing an multiplication
on an ASIC, DSRH, FPGA, DSP, GPP are
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Fig. 4. DRM Processes to Map on SoC
10:40:50:60:500 respectively.
• the communication costs increase linearly with the
distance of the communication path on the SoC. The
communication costs are equal to the throughput in
kbit/s given in Table II multiplied by the Manhattan
distance between the tiles.
Note that processes that have an ASIC realization need a
specific ASIC. It is not possible to assign a process with
an ASIC realization to an arbitrary ASIC processor.
A. Results
Table III shows the solutions (the assignments and the
total costs) of the different algorithms. In the mapping,
index i (starting at index zero) denotes the mapping of the
ith process to a certain processornumber. So, e.g. for all
mappings, process 3 (the fourth process) is assigned to
processor 12.
The optimal mapping without constraints is given by
the MinWeight algorithm. Note that the MinWeight algo-
rithm maps different processes to the same DSRH tiles (6
and 13). If we assume that a tile may be used for at most
Block Process Multiplies Processors
A/D converter 0 0 ASIC
Mixer 1 24k DSP, DSRH, GPP
DDC 2 0 ASIC
Guard time correlation 3 144k DSP, FPGA, GPP
Frequency Correction 4 96k DSP, DSRH, GPP
FFT 5 346k ASIC, DSP, DSRH, GPP
Channel equalization 6 38k GPP, DSP, DSRH
Demapping 7 0 GPP, DSP, DSRH
Bit decoding 8 0 GPP, DSP, DSRH
Output 12 0 GPP
TABLE I
MULTIPLICATION COSTS FOR DRM MODE B
Edge kbit/s
0→ 1 375k
1→ 2 750k
2→ 3 755k
3→ 4 600k
4→ 5 600k
5→ 6 300k
6→ 7 241k
7→ 8 201k
8→ 12 47k
TABLE II
COMMUNICATION COSTS FOR DRM MODE B
one process there is a resource problem. Even by swap-
ping some of these processes to other tiles of the same
type, no feasible solution can be obtained, since 5 pro-
cesses are assigned to the DSRH tiles, but only 4 instances
of this type of tile are available.
Even when different tiles were chosen for this type of
implementation of the processes, the mapping is not per-
mitted if the DSRH may be used only for one process
because this type of tile is 5 times requested and only 4
instances of this type of tile are available. Taking into
account that every processor may run at most 1 process,
another mapping is determined by the adapted MinWeight
algorithm. Note that the initial processor mappings are the
same and that the first difference occurs when tile 13 is
used a second time. This gives a mapping that is 8% more
expensive compared to the solution of the MinWeight al-
gorithm. The remaining question is how much the solu-
tion of the adapted MinWeight differs from the optimal
solution, which is expected to be higher than the lower
bound given by the MinWeight algorithm due to the addi-
tional constraint. Therefore, the optimal solution is deter-
mined using the quadratic programming solution. It took
several hours of computation on a Pentium 4 processor
to evaluate all the possibilities with the brute force enu-
meration. This solution is about 3% more expensive than
the MinWeight solution due to the additional processor
capacity constraint. Therefore, we can conclude that we
lose about 5% performance due to non optimality for the
adapted MinWeight algorithm.
VII. CONCLUSION
The MinWeight algorithm computes an optimal solu-
tion very fast. However, the algorithm does not take into
account all relevant constraints and therefore the practical
use of the algorithm is limited. Adaptation of the Min-
Weight algorithm in order to fulfill the additional con-
algorithm mapping costs
MinWeight 5, 13, 9, 12, 13, 10, 6, 6, 6, 0 22231
Adapted MinWeight 5, 13, 9, 12, 6, 10, 7, 3, 2, 0 24126
Quadratic programming 5, 1, 9, 12, 13, 10, 6, 7, 11, 15 22954
TABLE III
DIFFERENT MAPPINGS
straints gives a method which leads to a non-optimal so-
lution. A realistic case shows that the adapted MinWeight
algorithm gives a near optimal solution in a reasonable
short computation time.
In future, we focus on three issues. First, additional
constraints and heuristics will be added to the MinWeight
algorithm to cope with more real life restrictions and to
improve the solutions respectively. Second, we expect that
adding heuristics to change the order in which the pro-
cesses are mapped to processors improves the optimality
of the solution. We are currently investigating how to de-
termine a good ordering based on simple criteria. Third,
another approach may be used so that in the first step an
optimal solution is computed using the MinWeight algo-
rithm and in the second step the constraint violations are
solved.
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